## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

H. MIURA et al.

Serial No.:

Rule 1.53(b) Continuation of U.S. Patent Application

Serial No. 09/893,980 filed June 29, 2001

Filed:

July 25, 2003

For:

SEMICONDUCTOR MEMORY DEVICE

Art Group of Parent:

2818

Examiner of Parent:

Long K. Tran

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97 AND §1.98

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 July 25, 2003

Sir:

This Information Disclosure Statement is being filed in accordance with 37 C.F.R. §1.97 along with a Form PTO-1449. This Information Disclosure Statement is being filed simultaneously with the filing of this application.

This application claims priority under 35 U.S.C. §120 from parent Application Nos. 09/893,980, filed June 29, 2001, 08/838,259, filed April 17, 1997, and 08/270,472, filed July 5, 1994. Thus, in accordance with 37 C.F.R. §1.98(d), copies of the references cited or submitted in the parent applications do not need to be filed by the applicant.

It is respectfully requested that this Information Disclosure Statement be considered by the Examiner.

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to the deposit account of Antonelli, Terry, Stout & Kraus, Deposit Account No. 01-2135 (500.33045CC3) and please credit any excess fees to such Deposit Account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

By

David C. Oren Reg. No. 38,694

DCO/nbf (703) 312-6600 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute	e for form 1449A/PTO				Со	Complete if Known	
					Application Number		
INFORMATION DISCLOSURE					Filing Date	July 25, 2003	
	STATEMENT BY APP	LIC	ANT		First Named Inventor	MIURA et al.	
	STATEMENT BY APPLICANT		Art Unit	Unassigned			
	STATEMENT BY APPLICANT  (use as many sheets as necessary)			Examiner Name	Unassigned		
Sheet	1	of	1		Attorney Docket Number	500.33045CC3	

			U.S. PATENT I	DOCUMENTS	
Examiner Initials'	Cite No.1	Document Number			Pages, Columns, Lines, Where
		Number-Kind Code <sup>2</sup> (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Relevant Passages or Relevant Figures Appear
		US-4,839,306	06/1989	Wakamatsu	Relevant Passages or Relevant
		US-4,842,675	06/1989	Chapman et al.	
		US-4,860,070	08/1989	Arimoto et al.	
		US-4,890,147	12/1989	Teng et al.	
		US-5,079,181	01/1992	Shimizu et al.	
		US-5,258,332	11/1993	Horioka et al.	
		US-5,293,512	03/1994	Nishigoori et al.	
		US-5,298,782	05/1994	Sundaresan	
		US-5,329,138	07/1994	Mitani et al.	
		US-5,332,683	07/1994	Miyashita et al.	<u></u>
		US-5,386,131	01/1995	Sato	
		US-5,428,239	06/1995	Okumura et al.	
		US-5,461,248	10/1995	Jun	

		FOREI	<b>GN PATENT DO</b>	CUMENTS			
Examiner Initials'	Cite No. <sup>1</sup>	Foreign Patent Document  Country Code <sup>3</sup> -Number <sup>4</sup> -Kind Code <sup>5</sup> (if known)	Publication Date MM-DD-YYYY	Со	ountry .	Pages, Columns, Lines, Where Relevant Passages or Relevant	T <sup>6</sup>
		JP 3-96249	04/1991	Japan (Al	bstract only)	Figures Appear	
		JP 3-236283	10/1991		apan		
		JP 4-127433	04/1992		bstract only)		
Miura et al.,	"Residu	al Stress Measurement in Silicon Substrates a	OTHER DOCUM after Thermal Oxidation		ournal, Series A, Vo	I. 36, No. 3, 1993, pages 302-3	108
Wolf, "Fully	Recesse	ed Oxide Locos Processes", Silicon Processin	g for the VLSI Era, Vo	ol. II, page 28, 2.3	3		
		pment of a Stress Simulation Program For Sei n Comp. Eng. Sci. 1991, pages 880-883	miconductor Devices	Considering The	ir Fabricating Proce	ess", Computational Mechanics	'91
Saito et al.,	"A Two-l	Dimensional Thermal Oxidation Simulator Usi	ng Visco-Elastic Stre	ss Analysis", IED	M, 1989, pages 695	5-698	
Magdo et al 1978, pages		ed Recess Oxide Schme For Disclocation-Free 6	e Planar Si Structure	s", SOLID-STATE	SCIENCE AND T	ECHNOLOGY, Vol. 125, No. 6	,
-		Beak Free Local Oxidation Technology Feasi pages 536-540	ble for VLSI Circuits I	abrication", IEEE	E TRANSACTIONS	ON ELECTRON DEVICES, V	o.
Examiner Signature					Date Considered		

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at <a href="www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁴Applicant is to place a check mark here if English language Translation is attached.